Abstract This paper presents an improved adaptive fuzzy logic speed controller for a DC motor, based on field programmable gate array (FPGA) hardware implementation. The developed controller includes an adaptive fuzzy logic control (AFLC) algorithm, which is designed and verified with a nonlinear model of DC motor. Then, it has been synthesised, functionally verified and implemented using Xilinx Integrated Software Environment (ISE) and Spartan-3E FPGA. The performance of this controller has been successfully validated with good tracking results under different operating conditions. Ó 2014 Production and hosting by Elsevier B.V. on behalf of Ain Shams University.
Introduction
DC motors are one of the most used electrical machines, which are used in many industrial applications such as robots, welding and roll processes. Therefore, developing new control tools become very important to enhance the performance as well as the intelligence of such electro-mechanical systems [1, 2] .
Many intelligent control techniques [3] [4] [5] , such as artificial neural networks, and AFLC methods, have been developed and applied to control the speed of permanent magnet DC motor, in order to obtain high operating performance [6, 7] . Moreover, the development of AFLCs can be used to cope some of important complex control problems such as stabilization and tracking process output signals, the presence of nonlinearity and/or the disturbance. Adaptive systems are generally used to control systems which include unknown and/or time-varying parameters [8] .
AFLCs require many computations. Hence, implementations of these highly complex control algorithms depend on the personal computer systems in most studies. FPGAs provide a possible solution to this issue [9, 10] . Due to the progress of very large scale integrated circuits (VLSI) technology, the FPGA has brought more attention before. The advantages of the FPGA can be summarized as, programmable hardwired feature, fast time-to-market, shorter design cycle, embedding processor, low power consumption and higher density for the implementation of the digital system [6, 11] . FPGAs also provide a compromise between the special-purpose application-specified integrated-circuit hardware and general purpose processors [4] . Embedded processor can now be developed in a simple way, allowing the user to design and mix hardware and software in one chip of the FPGA. Complicated control algorithms with heavy computation can be realized by software in FPGA. The results of the software/hardware co-design function increase the programmable, flexibility of the designed digital system to reduce the development time and to enhance the system performance [9, 12] .
In this paper, an improved AFLC system is presented to estimate and control the speed of a separately excited DC motor. The major goal is to reduce the computational complexity of different sets of an adaptive fuzzy algorithm. This design is coded in VHDL software and Xilinx ISE, which are used for synthesis and implementation of controller on the Spartan-3E FPGA starter kit.
Modeling of DC motor
A schematic diagram of an armature controlled DC motor is given in Fig. 1 . Equations of a DC motor based on the Kirchoff's voltage law combined with the Newton's moment law can be written as [10, 13] :
Figure 1 DC motor equivalence circuit. 
In addition, the transfer function from input V a to output x ' is given by:
where J eq ¼ ðK
The DC motor symbols and variables are shown in Table 3 . Although high-quality DC motors are largely described by linear models, their performance is often limited by nonlinear phenomena such as friction, dead zone and saturation [14] . It is well established that the friction torque is a function of the angular velocity as shown in Fig. 2 . In the classical friction model there is a constant friction torque opposing the motion when x ' equal zero. A general mathematical model of the friction torque is [15] :
where T f is the nonlinear friction torque and T d is the load disturbance, the constants a i > 0, i = 0, 1, 2. The linear model is capable of supplying the required robustness property when the DC motor rotates in a single direction. In other words, as long as the rotational speed span of the system excludes the zero speed point, the linear model can be safely used in representing the system behavior for control design purposes [16] .
Adaptive fuzzy logic controller
A direct adaptive controller uses a fuzzy logic system (FLS) as a controller and it incorporates linguistic fuzzy control rules directly into the controller [17] . In this section, we have used a direct adaptive fuzzy control scheme that consists of a fuzzy logic control (FLC), a reference model and an adjusting mechanism as shown in Fig. 3 
FLC
It is the main part of the controller in combination, and this part composed by some sections as follows Fuzzifcation, Active Rules Address Generator, Rule Inference and Center of Gravity Defuzzification. The tracking Error (e) and Change of Error (De) are defined by Eqs. (7) and (8) respectively as follows:
DeðkÞ ¼ eðkÞ À eðk À 1Þ ð 8Þ
Instead of knowledge about the plant (DC motor) to design a FLC some knowledge about adequate plant control actions is used to design an initial control solution. The control knowledge can be provided for example by human knowledge, and is assumed to be expressed as a set of ''m'' fuzzy IF-THEN rules of the form: IF e is A i and De is B i THEN U f is Z i ð9Þ
where i = 1, 2, 3, . . ., m. There are seven fuzzy sets for each linguist value {A i , B i , Z i } and 49 fuzzy control rules are designed for two inputs and one output fuzzy system U f . A maximum of four rules will be active at any time [18] . After that, defuzzifier converts Eq. (9) into the following expression:
where l(U i ) is the values of membership function (MF) for output and C i is the values of output MFs centers. Next this result is transferred to the DC motor.
Reference model
It is used to specify the desired performance that satisfies design specifications for the overall system. Generally, this model can take any form. It can be a continuous or discrete system, variant or non-variant, linear or nonlinear etc. In the case of DC motor, a second order dynamical reference model was used, and it can be expressed as:
where x n is natural frequency and n is damping ratio. Applying the bilinear transformation, the continuous model of Eq. (13) can be transformed to a discrete model by:
The z À1 is back shift operator and a 0 , a 1 , b 1 and b 2 are the parameters of the discrete model. Furthermore, the difference equation is written as: Figure 9 Block diagram of the DC motor speed control using FPGA.
Adjusting mechanism
The primary purpose of adjusting the parameters of the fuzzy controller so that the closed loop system (expressed through x ref (k) and x ' (k)) behaves as the reference model (expressed by x ref (k) and y m (k)). The adjusting mechanism consists of two parts: a ''fuzzy inverse model'' and a ''knowledge-base modifier''. The out of the fuzzy inverse model is an adaptation factor p(k) which is necessary to force y e (k) to zero. The knowledge-base modifier adjusts the centers of the output MFs of the FLC in two stages [19] : Find all the rules in the FLC whose premise certainty
And call it the ''active set'' of the rules at time (k À 1).
The centers of the output MFs, which were found in the active set of rules determined earlier, are adjusted. The centers of these MFs C i at step ''k'' will have the following values:
The rules that are not in the active set, their output MFs are not modified.
Structure of adaptive control with proportional integral derivative adjusting mechanism
This section presents the structure of our developed AFLC. Figure 12 Step response of motor speed and control effort operated at 50-150 rpm square wave command: (a) response under the AFLC, (b) control signal. In the proposed scheme, the error and the change of error measured between the motor speed and the output of a reference model are applied to a PID-adjusting mechanism. The adaptation output will be adjusting the center values of the output fuzzy sets. This replacement between two algorithms is suggested to minimize the number of stages of adaptation mechanism, and reduction of computational complexity of the different set of inverse fuzzy adaptation parameters, which consists of eight stages as shown in Fig. 5 [20] .
In addition, the inverse fuzzy adaptation structure needs a large number of logical elements and large size on the chip of the FPGA. On the other side the PID-technique can be built as a complete parallelism implementation and at the same time, it has a simple structure as shown in Fig. 6 .
The design of the PID-technique requires specification of three parameters, which are proportional gain (K p ), integral gain (K i ) and derivative gain (K d ), respectively. The primary design goals are to obtain good adjusting of the center value performance of output fuzzy sets by minimizing the integral absolute tracking error. The improved adjusting mechanism can be summarized as: Figure 13 Step response of motor speed and control effort operated at 50-150 rpm square wave command: (a) response under AFLC-PIDAM, (b) control signal. The output of the PID-technique that depends on the kth step of y e (k) and Dy e (k) can be obtained from: The values of the PID-technique parameters are tuned by using Ziegler-Nichole method [21] .
The output U PID (k) is considered as adaptation factor:
The adaptation factor p(k) is used to adjust the centers C i of the output MFs according to Eq. (17).
FPGA implementation
The Spartan-3E FPGA is embedded with the 90 nm technology at the heart of its architecture. This reduces the die size and cost, increases manufacturing efficiency, and addresses a wider range of applications. The Spartan-3E diagram is shown in Fig. 7 . It allows users to easily migrate to different densities across multiple packages and supports 18 different singleended and differential I/O standards [22, 23] . In the proposed FPGA-based speed control, the current controllers are implemented by using Spartan-3E FPGA hardware. The AFLC and the AFLC-PIDAM are realized by using VHDL code software. The fuzzy controller in this study uses triangular fuzzifier, triangular MF, product-inference rule and central average defuzzifier method. The parameter adjustment mechanism is based on the PID-adjusting mechanism method [6] .
The transfer function of the reference model in Fig. 3 is chosen by a second order system with the natural frequency of 4.08 rad/sec and the damping ratio of 1. After applying the bilinear transformation with a sampling frequency of 20 Hz, the parameters of the difference equation in Eq. (15) The speed of the motor is measured by means of optical encoder and is given as an input to the expansion connectors on board (J1 6-pin Accessory Header) [24] in which the main feature is found. As shown in Fig. 8 .
The reference speed is assigned to motor internal configuration memory of the FPGA. To verify the performance of the controller design on hardware, the VHDL code (Bit file) are downloaded into the target FPGA device (Spartan-3E family XC3S500) using Xilinx ISE pack 11.1i. The inputs and outputs with the gate level details of the subsystem and the synthesis report, which is created from ISE WebPack program for two current controllers. It found that the PID components in adjusting mechanism used 2%, but the inverse fuzzy components used 48% from available Slices. The overall area of AFLC which used from the available Slices about 87% but AFLC-PIDAM used 55% as shown in Table 1 .
The complete experimental system consists of a DC motor which parameters V a , Fig. 1 are set as 24 vdc, 300 rpm, 4.67 O, 170 mH, 0.16, 42.6eÀ6 kg m 2 , 47.3eÀ6 N m sec/rad, 14.7eÀ3 V sec/rad and 14.7eÀ6 N m/A, respectively, FPGA Kit, and the electrical circuits of (PWM driver and H-bridge) is shown in Fig. 9 . The internal architecture of the proposed FPGA and the real system is shown in Figs. 10 and 11 respectively.
Results of measurements confirmed again correct operation of the system. The time of system processing was sample period = 0.05 sec based on clock frequency 50 MHz. 
Results and discussion
The proposed controllers are implemented in FPGA for real time control of speed in the DC motor. The dynamic performance of DC motor drive is evaluated while the AFLC and the AFLC-PIDAM are applied in a speed control loop (see Fig. 10 ). The step response under two controller's cases is first evaluated. The first case is a motor running under two controllers that the amplitude of speed command is 50-150 rpm square wave as shown in Figs. 12 and 13 respectively. When the AFLC is applied, it reveals a slow tracking performance and lack of smooth transition between desired speed and speed command as it is shown in Fig. 12(a) . However, there are some disadvantages of FLC, such as the response frequently suffers from ripples around desired speed due to firing of the rules at different proportion to MFs at every sampling instant. Depending on the operating point, each rule of FLC gives an output corresponding to the degree of membership of each input. It is difficult and almost impossible to design the accurate MFs, fuzzy rules, and scaling factors. Therefore, the control effort may be high in both accelerating and decelerating directions and causes ripples around the optimum desired speed effort, as shown in Fig. 12(a) [25] .
However, when the proposed AFLC-PIDAM is presented in Fig. 13 , its tracking results are highly improved and presented in Fig. 13(a) , and the actual motor speed can get a good following with the output of the reference model as shown in Table 2 .
Secondly, the sinusoid wave input is considered to evaluate the performance of the proposed controllers. A tested input signal of the sinusoidal wave with 70 ± 50 rpm amplitude and a frequency of 0.4 Hz are provided. In this design, the frequency tracking response and the tracking error of the DC motor speed are shown in Figs. 14 and 15 respectively. In the case of AFLC-PIDAM, it reveals that the RMSE for the amplitude tracking error is equal 4.2012, which is better than the RMSE of the AFLC tracking error, it is equal to 6.0283 as its show in Fig. 15 and Table 2 . Therefore, the experimental results shown in Figs. 12-15 demonstrate that the proposed FPGA-based speed control for DC motor drive is effective.
When the experimental system is with an external 20% load connection at instant 10.35 sec, the step response under two controllers is evaluated. It reveals a bad tracking result with an AFLC as shown in Fig. 16 . However, when the proposed AFLC-PIDAM is presented in Fig. 17 , its tracking results are improved. It is obvious that although the dynamic is presented, the centers of MF are changing and updating. After the load is applied at instant (10.35 Tables 1 and 2 , it is clear that improved AFLC-PIDAM performs significantly better than a conventional AFLC . 
Conclusions
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